OK，硬盤的CERT TEST已經(jīng)開始了。我們接下來所需要做的就是等待，我把機器關(guān)了，把硬盤接在AT電源上。俺去睡覺也。一般來說，我們只需要一直等到硬盤停轉(zhuǎn)就可以了，工廠指定執(zhí)行CERT TEST的標準時間是72個小時，超過這個時間限度的話，說明該驅(qū)動器存在嚴重缺陷，將不適合出廠了。
第二天一大早醒來。摸摸盤體。已經(jīng)停轉(zhuǎn)了。

然后我把原盤的電路板換回去。通電。終端窗口顯示如下提示：

Intf tsk rst 1024k x 16 buffer detected

Ref 0183 - Hd Msk 0A00 - Switch to full int. (磁頭已經(jīng)復(fù)位，準備開始工作)
Ready (準備就緒)
ATRst
ROM&RAMHeadMapDiff
U6 - ST340810A(S),03.39
Valid CSPT - Rev FF.07.03.21
Valid RWF - Rev D0.06

Valid VBPI - Rev 00.1A
Valid OVLY - Rev 03.39.77
Begin Test 3F
OkEnd Test 3F

T>

Intf tsk rst 1024k x 16 buffer detected

Ref 0183 - Hd Msk 0A00 - Switch to full int. (磁頭已經(jīng)復(fù)位，準備開始工作)
Ready (準備就緒)
ATRst
ROM&RAMHeadMapDiff
U6 - ST340810A(S),03.39
Valid CSPT - Rev FF.07.03.21
Valid RWF - Rev D0.06

Valid VBPI - Rev 00.1A
Valid OVLY - Rev 03.39.77
Begin Test 3F
OkEnd Test 3F (這里將會停止在3F，3F在U6流程中的含義是AT Rom Flashing。這里我們必須更換回AT ROM了，即把原配的電路板安裝回來)

T>N40 (這里我們手動輸入N40，意思是從AGE=40繼續(xù)執(zhí)行CERT TEST測試。然后按CTRL+T)

Hd Msk 0A00 - Switch to full int.
Ready
T>Begin Test 40 (開跑了)
Goodcopy=04
KEY 02h Valid

OkEnd Test 40
Begin Test 4A
All Hds 0-1, All Cyls 007C-D993, 2EE0 mS cmd timeout
All Hds 0-1, All Cyls 007C-D993, 2EE0 mS cmd timeout
All Hds 0-1, All Cyls 007C-07D0, 2EE0 mS cmd timeout
LpRcov=1 TA=1 ChTwk=1 OTRd=1 EarlyRd=0 Splash=1 SDly\Rload=1 VCOCal=1
ForcedSync=1 Burnish=1 SrvoTrsh=1 RunOut=1 MaxECC=1 ECC2=1 ECC1=1 ECC0=1
Data=67 Write=80 GlobalData=00 RetryMode=00

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit 10.2 10.2 9.5 8.0 6.0 4.0 0.0 9.2 9.2 6.5 0.0
Hd 0 10.4 10.4 10.4 10.4 9.2 6.6 10.4 10.2 10.2 9.7 10.2
Hd 1 10.4 10.4 10.4 10.4 8.9 7.1 10.4 10.2 10.2 10.2 10.2
No entries in Log
--- Retry Counters ---
Hd0
0000: 000f 0000 0000 0000 0000 0000 0000 0000
0008: 0000 0000 0000 0000 0000 0000 0000 0000
0010: 0000 0000 0000 0000 0000 0000 0000 0000
0018: 0000 0000 0000 0000 0000 0000 0000 0000
0020: 0000 0000 0000 0000 0000 0000 0000 0000
0028: 0000 0000 0000 0000 0000 0000 0000 0000
0030: 0000 0000 0000
Hd1
0000: 001e 0000 0000 0000 0000 0000 0000 0000
0008: 0000 0000 0000 0000 0000 0000 0000 0000
0010: 0000 0000 0000 0000 0000 0000 0000 0000
0018: 0000 0000 0000 0000 0000 0000 0000 0000
0020: 0000 0000 0000 0000 0000 0000 0000 0000
0028: 0000 0000 0000 0000 0000 0000 0000 0000
0030: 0000 0000 0000
Hd2
0000: 0000 0000 0000 0000 0000 0000 0000 0000
0008: 0000 0000 0000 0000 0000 0000 0000 0000
0010: 0000 0000 0000 0000 0000 0000 0000 0000
0018: 0000 0000 0000 0000 0000 0000 0000 0000
0020: 0000 0000 0000 0000 0000 0000 0000 0000
0028: 0000 0000 0000 0000 0000 0000 0000 0000
0030: 0000 0000 0000
Hd3
0000: 0000 0000 0000 0000 0000 0000 0000 0000
0008: 0000 0000 0000 0000 0000 0000 0000 0000
0010: 0000 0000 0000 0000 0000 0000 0000 0000
0018: 0000 0000 0000 0000 0000 0000 0000 0000
0020: 0000 0000 0000 0000 0000 0000 0000 0000
0028: 0000 0000 0000 0000 0000 0000 0000 0000
0030: 0000 0000 0000
OkEnd Test 4A
Begin Test 49
Tm 90
Rmr
H00 1518
H01 1450
VGA
0200.00=0078
0200.01=0068
OkEnd Test 49
Begin Test 48
Hd 0
Surf 0, Rnd cyls 007C-D993, 2EE0 mS cmd timeout
Surf 0, Rnd cyls 007C-D993, 2EE0 mS cmd timeout
Surf 0, Rnd cyls 007C-D993, 2EE0 mS cmd timeout

Pick current = 0000 DAC bits.

DAC offset = -01A6 DAC bits.
Out In
CYL = 045E Bias = 0067 Bias = 0067
CYL = 0C5E Bias = 00CE Bias = 00B7
CYL = 145E Bias = 00BD Bias = 00AF
CYL = 1C5E Bias = 00B7 Bias = 00A3
CYL = 245E Bias = 00A5 Bias = 0098
CYL = 2C5E Bias = 00A6 Bias = 008A
CYL = 345E Bias = 00A5 Bias = 0088
CYL = 3C5E Bias = 0097 Bias = 0081
CYL = 445E Bias = 007A Bias = 0078
CYL = 4C5E Bias = 0080 Bias = 006D
CYL = 545E Bias = 007F Bias = 006D
CYL = 5C5E Bias = 0067 Bias = 0062
CYL = 645E Bias = 005D Bias = 0057
CYL = 6C5E Bias = 0066 Bias = 0055
CYL = 745E Bias = 005B Bias = 0048
CYL = 7C5E Bias = 004B Bias = 0044
CYL = 845E Bias = 0046 Bias = 0041
CYL = 8C5E Bias = 0040 Bias = 0038
CYL = 945E Bias = 0043 Bias = 0035
CYL = 9C5E Bias = 0036 Bias = 0030
CYL = A45E Bias = 0034 Bias = 0026
CYL = AC5E Bias = 0027 Bias = 001E
CYL = B45E Bias = 002D Bias = 001A
CYL = BC5E Bias = 0019 Bias = 0012
CYL = C45E Bias = 0014 Bias = 000D
CYL = CC5E Bias = 0011 Bias = 000E
CYL = D45E Bias = 0010 Bias = 0011
CYL = D758 Bias = 000C Bias = -003F
SkCnt = 4.4 SkErr = 0.0
Hd 1
Surf 1, Rnd cyls 007C-D993, 2EE0 mS cmd timeout
Surf 1, Rnd cyls 007C-D993, 2EE0 mS cmd timeout
Surf 1, Rnd cyls 007C-D993, 2EE0 mS cmd timeout

Pick current = 0000 DAC bits.

DAC offset = -01A6 DAC bits.
Out In
CYL = 045E Bias = 0067 Bias = 0063
CYL = 0C5E Bias = 0067 Bias = 00B1
CYL = 145E Bias = 0067 Bias = 0098
CYL = 1C5E Bias = 00B7 Bias = 009A
CYL = 245E Bias = 00B7 Bias = 0091
CYL = 2C5E Bias = 00A5 Bias = 0082
CYL = 345E Bias = 00A5 Bias = 0080
CYL = 3C5E Bias = 0097 Bias = 007A
CYL = 445E Bias = 007A Bias = 007A
CYL = 4C5E Bias = 007A Bias = 0060
CYL = 545E Bias = 007F Bias = 0060
CYL = 5C5E Bias = 007F Bias = 0055
CYL = 645E Bias = 007F Bias = 0046
CYL = 6C5E Bias = 0066 Bias = 0046
CYL = 745E Bias = 0066 Bias = 003C
CYL = 7C5E Bias = 004B Bias = 003C
CYL = 845E Bias = 004B Bias = 0030
CYL = 8C5E Bias = 0040 Bias = 0027
CYL = 945E Bias = 0043 Bias = 0034
CYL = 9C5E Bias = 0036 Bias = 0034
CYL = A45E Bias = 0034 Bias = 001B
CYL = AC5E Bias = 0034 Bias = 000C
CYL = B45E Bias = 002D Bias = 0014
CYL = BC5E Bias = 0019 Bias = 0014
CYL = C45E Bias = 0014 Bias = 000E
CYL = CC5E Bias = 0011 Bias = -0040
CYL = D45E Bias = 0010 Bias = -0040
CYL = D758 Bias = 000C Bias = -0040
SkCnt = 4.4 SkErr = 0.0
OkEnd Test 48
Begin Test 42
LpRcov=1 TA=0 ChTwk=1 OTRd=1 EarlyRd=1 Splash=1 SDly\Rload=1 VCOCal=1
ForcedSync=1 Burnish=0 SrvoTrsh=0 RunOut=1 MaxECC=0 ECC2=0 ECC1=1 ECC0=1
Data=34 Write=80 GlobalData=00 RetryMode=00
Zone 1
All Hds 0-1, All Cyls 007C-07D0, 2EE0 mS cmd timeout

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit
Hd 0 9.8 9.8 9.8 9.8 9.8 7.6 9.8 9.8 9.8 9.8 9.8
Hd 1 9.8 9.8 9.8 9.8 9.8 8.3 9.8 9.8 9.8 9.8 9.8
No entries in Log
Zone 2
All Hds 0-1, All Cyls 07D1-1D4C, 2EE0 mS cmd timeout

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit
Hd 0 10.2 10.2 10.2 10.2 10.2 8.3 10.2 10.2 10.2 10.2 10.2
Hd 1 10.2 10.2 10.2 10.2 10.2 7.7 10.2 10.2 10.2 10.2 10.2
No entries in Log
Zone 3
All Hds 0-1, All Cyls 1D4D-32FA, 2EE0 mS cmd timeout

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit
Hd 0 10.2 10.2 10.2 10.2 10.2 7.7 10.2 10.2 10.2 10.2 10.2
Hd 1 10.2 10.2 10.2 10.2 10.2 7.2 10.2 10.2 10.2 10.2 10.2
No entries in Log
Zone 4
All Hds 0-1, All Cyls 32FB-4876, 2EE0 mS cmd timeout

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit
Hd 0 10.2 10.2 10.2 10.2 10.2 8.1 10.2 10.2 10.2 10.2 10.2
Hd 1 10.2 10.2 10.2 10.2 10.2 7.8 10.2 10.2 10.2 10.2 10.2
No entries in Log
Zone 5
All Hds 0-1, All Cyls 4877-59D8, 2EE0 mS cmd timeout

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit
Hd 0 10.1 10.1 10.1 10.1 10.1 7.4 10.1 10.1 10.1 10.1 10.1
Hd 1 10.1 10.1 10.1 10.1 10.1 7.7 10.1 10.1 10.1 10.1 10.1
No entries in Log
Zone 6
All Hds 0-1, All Cyls 59D9-6978, 2EE0 mS cmd timeout

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit
Hd 0 10.0 10.0 10.0 10.0 10.0 7.4 10.0 10.0 10.0 10.0 10.0
Hd 1 10.0 10.0 10.0 10.0 10.0 7.6 10.0 10.0 10.0 10.0 10.0
No entries in Log
Zone 7
All Hds 0-1, All Cyls 6979-7850, 2EE0 mS cmd timeout

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit
Hd 0 10.0 10.0 10.0 10.0 10.0 7.0 10.0 10.0 10.0 10.0 10.0
Hd 1 10.0 10.0 10.0 10.0 9.7 7.2 10.0 10.0 10.0 10.0 10.0
No entries in Log
Zone 8
All Hds 0-1, All Cyls 7851-87F0, 2EE0 mS cmd timeout

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit
Hd 0 10.0 10.0 10.0 10.0 10.0 7.3 10.0 10.0 10.0 10.0 10.0
Hd 1 10.0 10.0 10.0 10.0 10.0 6.9 10.0 10.0 10.0 10.0 10.0
No entries in Log
Zone 9
All Hds 0-1, All Cyls 87F1-96C8, 2EE0 mS cmd timeout

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit
Hd 0 9.9 9.9 9.9 9.9 9.9 7.2 9.9 9.9 9.9 9.9 9.9
Hd 1 9.9 9.9 9.9 9.9 9.9 6.8 9.9 9.9 9.9 9.9 9.9
No entries in Log
Zone A
All Hds 0-1, All Cyls 96C9-A730, 2EE0 mS cmd timeout

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit
Hd 0 10.0 10.0 10.0 10.0 10.0 7.2 10.0 10.0 10.0 10.0 10.0
Hd 1 10.0 10.0 10.0 10.0 10.0 7.0 10.0 10.0 10.0 10.0 10.0
No entries in Log
Zone B
All Hds 0-1, All Cyls A731-B63A, 2EE0 mS cmd timeout

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit
Hd 0 9.9 9.9 9.9 9.9 9.9 6.7 9.9 9.9 9.9 9.9 9.9
Hd 1 9.9 9.9 9.9 9.9 9.6 6.5 9.9 9.9 9.9 9.6 9.9
No entries in Log
Zone C
All Hds 0-1, All Cyls B63B-CA58, 2EE0 mS cmd timeout

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit
Hd 0 10.0 10.0 10.0 10.0 10.0 7.2 10.0 10.0 10.0 10.0 10.0
Hd 1 10.0 10.0 10.0 10.0 10.0 6.9 10.0 10.0 10.0 10.0 10.0
No entries in Log
Zone D
All Hds 0-1, All Cyls CA59-D993, 2EE0 mS cmd timeout

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit
Hd 0 9.9 9.9 9.9 9.9 9.9 7.7 9.9 9.9 9.9 9.9 9.9
Hd 1 9.9 9.9 9.9 9.9 9.9 7.4 9.9 9.9 9.9 9.9 9.9
No entries in Log

Rbit Hard Firm Soft OTF Raw Rhdr Wbit Whrd Wrty Whdr
Limit 10.2 10.2 8.8 8.5 6.0 5.5 0.0 9.2 9.2 6.5 0.0
Hd 0 11.1 11.1 11.1 11.1 11.1 7.2 11.1 11.1 11.1 11.1 11.1
Hd 1 11.1 11.1 11.1 11.1 10.2 7.1 11.1 11.1 11.1 10.8 11.1
--- Retry Counters ---
Hd0
0000: 000f 0000 0000 0000 0000 0000 0000 0000
0008: 0000 0000 0000 0000 0000 0000 0000 0000
0010: 0000 0000 0000 0000 0000 0000 0000 0000
0018: 0000 0000 0000 0000 0000 0000 0000 0000
0020: 0000 0000 0000 0000 0000 0000 0000 0000
0028: 0000 0000 0000 0000 0000 0000 0000 0000
0030: 0000 0000 0000
Hd1
0000: 0025 0000 0000 0000 0000 0000 0000 0000
0008: 0000 0000 0000 0000 0000 0000 0000 0000
0010: 0000 0000 0000 0000 0000 0000 0000 0000
0018: 0000 0000 0000 0000 0000 0000 0000 0000
0020: 0000 0000 0000 0000 0000 0000 0000 0000
0028: 0000 0000 0000 0000 0000 0000 0000 0000
0030: 0000 0000 0000
Hd2
0000: 0000 0000 0000 0000 0000 0000 0000 0000
0008: 0000 0000 0000 0000 0000 0000 0000 0000
0010: 0000 0000 0000 0000 0000 0000 0000 0000
0018: 0000 0000 0000 0000 0000 0000 0000 0000
0020: 0000 0000 0000 0000 0000 0000 0000 0000
0028: 0000 0000 0000 0000 0000 0000 0000 0000
0030: 0000 0000 0000
Hd3
0000: 0000 0000 0000 0000 0000 0000 0000 0000
0008: 0000 0000 0000 0000 0000 0000 0000 0000
0010: 0000 0000 0000 0000 0000 0000 0000 0000
0018: 0000 0000 0000 0000 0000 0000 0000 0000
0020: 0000 0000 0000 0000 0000 0000 0000 0000
0028: 0000 0000 0000 0000 0000 0000 0000 0000
0030: 0000 0000 0000
OkEnd Test 42
Begin Test 43
Single trk - Hd 0, 2EE0 mS cmd timeout
LpRcov=0 TA=0 ChTwk=1 OTRd=0 EarlyRd=0 Splash=1 SDly\Rload=1 VCOCal=1
ForcedSync=1 Burnish=1 SrvoTrsh=1 RunOut=1 MaxECC=0 ECC2=0 ECC1=0 ECC0=0
Data=67 Write=80 GlobalData=00 RetryMode=00
LpRcov=0 TA=0 ChTwk=0 OTRd=0 EarlyRd=0 Splash=0 SDly\Rload=0 VCOCal=0
ForcedSync=0 Burnish=0 SrvoTrsh=0 RunOut=0 MaxECC=0 ECC2=0 ECC1=1 ECC0=1
Data=67 Write=80 GlobalData=00 RetryMode=00
Expected
0001 Entries:
_____Head____0_____ _____Head____1_____ _____Head____2_____ _____Head____3_____
43 0100.000) 000( 001

LpRcov=0 TA=0 ChTwk=0 OTRd=0 EarlyRd=0 Splash=0 SDly\Rload=0 VCOCal=0
ForcedSync=0 Burnish=0 SrvoTrsh=0 RunOut=0 MaxECC=1 ECC2=1 ECC1=1 ECC0=1
Data=67 Write=80 GlobalData=00 RetryMode=00
No entries in Log
LpRcov=0 TA=0 ChTwk=0 OTRd=0 EarlyRd=0 Splash=0 SDly\Rload=0 VCOCal=0
ForcedSync=0 Burnish=0 SrvoTrsh=0 RunOut=0 MaxECC=1 ECC2=1 ECC1=1 ECC0=1
Data=67 Write=80 GlobalData=00 RetryMode=00
Expected
0001 Entries:
_____Head____0_____ _____Head____1_____ _____Head____2_____ _____Head____3_____
43 0100.000) 000( 001

LpRcov=0 TA=0 ChTwk=0 OTRd=0 EarlyRd=0 Splash=0 SDly\Rload=0 VCOCal=0
ForcedSync=0 Burnish=0 SrvoTrsh=0 RunOut=0 MaxECC=0 ECC2=0 ECC1=1 ECC0=1
Data=67 Write=80 GlobalData=00 RetryMode=00
Expected
0001 Entries:
_____Head____0_____ _____Head____1_____ _____Head____2_____ _____Head____3_____
43 D000.000) 000( 001

LpRcov=0 TA=0 ChTwk=0 OTRd=0 EarlyRd=0 Splash=0 SDly\Rload=0 VCOCal=0
ForcedSync=0 Burnish=0 SrvoTrsh=0 RunOut=0 MaxECC=1 ECC2=1 ECC1=1 ECC0=1
Data=67 Write=80 GlobalData=00 RetryMode=00
No entries in Log
LpRcov=0 TA=0 ChTwk=0 OTRd=0 EarlyRd=0 Splash=0 SDly\Rload=0 VCOCal=0
ForcedSync=0 Burnish=0 SrvoTrsh=0 RunOut=0 MaxECC=1 ECC2=1 ECC1=1 ECC0=1
Data=67 Write=80 GlobalData=00 RetryMode=00
Expected
0001 Entries:
_____Head____0_____ _____Head____1_____ _____Head____2_____ _____Head____3_____
43 D000.000) 000( 001

OkEnd Test 43
Begin Test 4E
Log4E - Cert Summary: Rom -,03.39.177
Ovly - 03.39.77
(SN: 5FB5SAFT)
.PW

TLog 04 - Health 0000 - Time = 00:01:38 - Sns = 00000000

TLog 07 - Health 0000 - Time = 00:00:00 - Sns = 00000000

TLog 0C - Health 0000 - Time = 00:14:12 - Sns = 00000000

TLog 10 - Health 0000 - Time = 00:12:56 - Sns = 00000000

TLog 15 - Health 0000 - Time = 00:04:48 - Sns = 00000000

TLog 1D - Health 0000 - Time = 00:14:44 - Sns = 00000000

TLog 12 - Health 0000 - Time = 00:01:22 - Sns = 00000000

TLog 11 - Health 0000 - Time = 00:05:20 - Sns = 00000000

TLog 16 - Health 0000 - Time = 00:33:46 - Sns = 00000000

TLog 19 - Health 0000 - Time = 00:03:10 - Sns = 00000000

TLog 18 - Health 0000 - Time = 00:01:06 - Sns = 00000000

TLog 1A - Health 0000 - Time = 00:11:40 - Sns = 00000000

TLog 13 - Health 0000 - Time = 00:13:16 - Sns = 00000000

TLog 1B - Health 0000 - Time = 00:11:40 - Sns = 00000000

TLog 1C - Health 0000 - Time = 00:13:42 - Sns = 00000000

TLog 1E - Health 0000 - Time = 00:03:10 - Sns = 00000000

TLog 1F - Health 0000 - Time = 00:00:12 - Sns = 00000000

TLog 23 - Health 0000 - Time = 00:16:24 - Sns = 00000000

TLog 08 - Health 0000 - Time = 07:12:46 - Sns = 00000000

TLog 33 - Health 0000 - Time = 00:00:14 - Sns = 00000000

TLog 06 - Health 0000 - Time = 00:00:06 - Sns = 00000000

TLog 0B - Health 0000 - Time = 00:00:46 - Sns = 00000000

TLog 20 - Health 0000 - Time = 00:47:04 - Sns = 00000000

TLog 30 - Health 0000 - Time = 00:00:04 - Sns = 00000000

TLog 0E - Health 0000 - Time = 00:00:12 - Sns = 00000000

TLog 39 - Health 0000 - Time = 03:11:12 - Sns = 00000000

TLog 34 - Health 0000 - Time = 00:00:14 - Sns = 00000000

TLog 31 - Health 0000 - Time = 00:57:52 - Sns = 00000000

TLog 35 - Health 0000 - Time = 00:00:12 - Sns = 00000000

TLog 3C - Health 0000 - Time = 00:00:04 - Sns = 00000000

TLog 37 - Health 0000 - Time = 00:16:36 - Sns = 00000000

TLog 3E - Health 0000 - Time = 00:00:08 - Sns = 00000000

TLog 6F - Health 0000 - Time = 00:00:08 - Sns = 00000000

TLog 22 - Health 0000 - Time = 00:00:02 - Sns = 00000000

TLog 21 - Health 0000 - Time = 00:03:50 - Sns = 00000000

TLog 14 - Health 0000 - Time = 00:00:58 - Sns = 00000000

TLog 25 - Health 0000 - Time = 00:02:54 - Sns = 00000000

TLog 70 - Health 0000 - Time = 00:47:04 - Sns = 00000000

TLog 6D - Health 0000 - Time = 00:12:40 - Sns = 00000000

TLog 40 - Health 0000 - Time = 00:00:02 - Sns = 00000000

TLog 4A - Health 0000 - Time = 00:08:16 - Sns = 00000000

TLog 49 - Health 0000 - Time = 00:00:00 - Sns = 00000000

TLog 48 - Health 0000 - Time = 00:23:58 - Sns = 00000000

TLog 42 - Health 0000 - Time = 01:08:38 - Sns = 00000000

TLog 43 - Health 0000 - Time = 00:00:18 - Sns = 00000000
Total Time = 17:59:24 (CERT測試總共花了17小時59分24秒)
OkEnd Test 50 (CERT TEST成功結(jié)束了)

T> (這時硬盤已經(jīng)停轉(zhuǎn)了。我們可以斷電取下來了)

做完后該硬盤在MHDD中測試。沒有一個綠塊。爽

CERT ROM通常就2個。339的ROM可以做319 339 399版本的盤。333的ROM可以做331 334 533的盤。

最新評論